Files
guru/metadata/md5-cache/sci-electronics/verilator-5.046
Repository mirror & CI 38f435ab13 2026-03-20 20:46:24 UTC
2026-03-20 20:46:24 +00:00

18 lines
1.8 KiB
Plaintext

BDEPEND=sys-devel/bison sys-devel/flex test? ( dev-build/cmake dev-debug/gdb ) sys-devel/gnuconfig >=app-portage/elt-patches-20250306 || ( >=dev-build/automake-1.18.1:1.18 ) || ( >=dev-build/autoconf-2.73:2.73 >=dev-build/autoconf-2.72-r1:2.72 ) >=dev-build/libtool-2.4.7-r3
DEFINED_PHASES=configure prepare setup test
DEPEND=python_single_target_python3_12? ( dev-lang/python:3.12 ) python_single_target_python3_13? ( dev-lang/python:3.13 ) python_single_target_python3_14? ( dev-lang/python:3.14 ) dev-lang/perl virtual/zlib:=
DESCRIPTION=The fast free Verilog/SystemVerilog simulator
EAPI=8
HOMEPAGE=https://verilator.org https://github.com/verilator/verilator
INHERIT=autotools python-single-r1
IUSE=debug test python_single_target_python3_12 python_single_target_python3_13 python_single_target_python3_14
KEYWORDS=~alpha ~amd64 ~arm ~arm64 ~hppa ~m68k ~mips ~ppc ~ppc64 ~riscv ~s390 ~sparc ~x86
LICENSE=|| ( Artistic-2 LGPL-3 )
RDEPEND=python_single_target_python3_12? ( dev-lang/python:3.12 ) python_single_target_python3_13? ( dev-lang/python:3.13 ) python_single_target_python3_14? ( dev-lang/python:3.14 ) dev-lang/perl virtual/zlib:=
REQUIRED_USE=^^ ( python_single_target_python3_12 python_single_target_python3_13 python_single_target_python3_14 )
RESTRICT=!test? ( test )
SLOT=0
SRC_URI=https://github.com/verilator/verilator/archive/v5.046.tar.gz -> verilator-5.046.tar.gz
_eclasses_=gnuconfig b4fa4889c6f586d6b069215a86dd9e53 toolchain-funcs da0a71e3a72194ca0b88d5b045d721ac libtool 6a96cd90e5da8c7c615015479f46f1a4 autotools 0698802996fcfe9a604eac3c1f6e7112 eapi9-pipestatus d2c134036ac31c3085aebc9147f572bd multiprocessing 1e32df7deee68372153dca65f4a7c21f python-utils-r1 9c4180f103a0e8340bc993fc85dbdadd python-single-r1 47d8ac9be330c9366112b78fd4f8ce57
_md5_=d53d4ee95a9cd383b342d6f9f28c9ff4